机读格式显示(MARC)
- 000 01536cam a2200277 a 4500
- 008 150105t20152015fluad b 001 0 eng d
- 020 __ |a 9781466565265 (Hardback)
- 020 __ |a 1466565268 (Hardback)
- 040 __ |a CRCPR |b eng |e rda |c CRCPR |d YDXCP |d OCLCO |d BTCTA |d WSU
- 050 14 |a TK5105.546 |b .K86 2015
- 099 __ |a CAL 022015065642
- 100 1_ |a Kundu, Santanu, |e author.
- 245 10 |a Network-on-chip : |b the next generation of system-on-chip integration / |c Santanu Kundu, Santanu Chattopadhyay.
- 260 __ |a Boca Raton, FL : |b CRC Press : |b Taylor & Francis Group, |c 2015.
- 300 __ |a xvii, 369 pages : |b illustrations ; |c 25 cm
- 336 __ |a text |b txt |2 rdacontent.
- 337 __ |a unmediated |b n |2 rdamedia.
- 338 __ |a volume |b nc |2 rdacarrier.
- 504 __ |a Includes bibliographical references and index.
- 505 0_ |a 1. Introduction -- 2. Interconnection networks in network-on-chip -- 3. Architecture design of network-on-chip -- 4. Evaluation of network-on-chip architectures -- 5. Application mapping on network-on-chip -- 6. Low-power techniques for network-on-chip -- 7. Signal integrity and reliability of network-on-chip -- 8. Testing of network-on-chip architectures -- 9. Application-specific network-on-chip synthesis -- 10. Reconfigurable network-on-chip design -- 11. Three-dimensional integration of network-on-chip -- 12. Conclusions and future trends.
- 650 _0 |a Networks on a chip.
- 700 1_ |a Chattopadhyay, Santanu, |e contributor.